A dynamically reconfigurable wavefront array architecture for evaluation of expressions
نویسندگان
چکیده
A reconfigurable wavefront array rDPA (reconfigurable datapath architecture) for evaluation of any arithmetic and logic expression is presented. Introducing a global I/O bus to the array simplifies the use as a coprocessor in a single bus oriented processor system. Fine grained parallelism is achieved using simple reconfigurable processing elements which are called datapath units (DPUs). The word-oriented datapath simplifies the mapping of applications onto the architecture. Pipelining is supported by the architecture. It is extendible to arbitrarily large arrays and dynamically in-circuit reconfigurable. The programming environment allows automatic mapping of the operators from high level descriptions. The corresponding scheduling techniques for I/O operations are explained. The rDPA can be used as reconfigurable ALU for bus oriented host based systems as well as for rapid prototyping of high speed datapaths.
منابع مشابه
High-speed String and Regular Expression Matching on FPGA
In recent FPGA researches, there has been much attention to dynamically reconfigurable algorithms that can modify their configuration on-the-fly. In this paper, we report recent progress on dynamically reconfigurable hardwares on FPGA for high-speed string and regular expression matching, which have been developed by our group since 2008. In particular, we describe the architecture, algorithms,...
متن کاملA Dynamically Reconfigurable FPGA-Based Pattern Matching Hardware for Subclasses of Regular Expressions
In this paper, we propose a novel architecture for largescale regular expression matching, called dynamically reconfigurable bitparallel NFA architecture (Dynamic BP-NFA), which allows dynamic loading of regular expressions on-the-fly as well as efficient pattern matching for fast data streams. This is the first dynamically reconfigurable hardware with guaranteed performance for the class of ex...
متن کاملA Synthesis System For Bus-Based Wavefront Array Architectures
A datapath synthesis system (DPSS) for a bus-based wavefront array architecture, called rDPA (reconfigurable datapath architecture), is presented. An internal data bus to the array simplifies the access of the processing elements for data manipulations. The DPSS allows automatic mapping of high level datapath structures onto the rDPA without manual interaction. Optimization techniques are sketc...
متن کاملDynamically Self-Reconfigurable Machine Learning Structure for FPGA Implementation
In this paper, we describe organization of a machine learning system based on dynamically reconfigurable architecture and self-organization. This system learns typical neural network tasks using self-organizing learning array algorithm described elsewhere. To develop this system, we adopt hardware-software codesign approach based on combining an array of VIRTEX XCV1000 FPGAs with custom softwar...
متن کاملDynamically Reconfigurable Resource Array
Dynamically Reconfigurable Resource Array DRRA is an architecture concept that is in tune with the technology trend: exponentially increasing device density due to shrinking geometry, 3D integration and potential new device structures in future. DRRA’s objectives are: 1. Radically improve performance/energy metric: Minimize movement of data, 2. Simplify the programming model to exploit the mass...
متن کامل